Timing diagram: SPI transaction

A full 8-byte SPI master→slave transfer — clock pulses, active-low chip-select, four MOSI command bytes followed by four MISO response bytes. The syntax is WaveDrom-compatible, so the same DSL renders in embedded datasheets.